Job details

Principal DFT Engineer (Design for Test)

Astera Labs is a global leader specializing in connectivity solutions that empower AI and cloud infrastructure. We are seeking an experienced Principal DFT Engineer to develop next-generation connectivity products and collaborate across engineering teams throughout the full product life cycle.

Skills

Expertise in chip design using Verilog and SystemVerilog
Proficient with UVM methodology for verification
Experience with ATPG and scan insertion tools
Strong command of scripting languages such as Perl and Tcl
Familiarity with ATE and test compression tools
Knowledge of DFT techniques including JTAG, ATPG, logic diagnosis, and scan compression
Experience with Mentor Tessent, Synopsys DFT Max, and Tetramax tools

Responsibilities

Develop and implement DFT architectures for semiconductor connectivity products
Collaborate with cross-functional teams including physical design, backend testing, manufacturing, and reliability analysis
Drive full product life cycle from definition to mass production and end-of-life
Utilize and manage commercial test generation tools for large complex designs
Conduct scan insertion, gate-level simulations and static timing analysis
Solve design and test challenges in a team-oriented environment

Education

Bachelor’s degree in Computer Engineering or Electrical Engineering required
Master’s degree preferred

Benefits

Competitive salary based on location and experience
Opportunity to work with cutting-edge connectivity technologies for AI and cloud infrastructure
Collaborative and inclusive work environment
Support for diversity including people of color, LGBTQ+, veterans, parents, and individuals with disabilities

To read the complete job description, please click on the ‘Apply’ button

DFT Design for Test Semiconductor PCIe CXL Ethernet Verilog SystemVerilog UVM ATPG Scan insertion Test compression Mentor Tessent Synopsys Static timing analysis

Astera Labs Glassdoor Company Review

5.0

Astera Labs DE&I Review

4.8

CEO of Astera Labs

Jitendra Mohan

Approve of CEO

Average salary estimate

$165000 / YEARLY (est.)

min

max

$140000K

$190000K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Astera Labs

Our Values: Our team values are integral to who we are and how we operate as a company. Customer Focus: We are intensely focused on customers' needs. Deliver Results: We execute in order to consistently prove our promise; on time, according to s...

25 jobs

MATCH

Calculating your matching score...

FUNDING

Series B

DEPARTMENTS

Engineering

SENIORITY LEVEL REQUIREMENT

Senior Level

INDUSTRY

Computer Hardware Development

TEAM SIZE