Job details

ASIC Physical Design Engineer Staff

Get a free resume review

As a top-level SOC Physical Design Engineer, you will contribute to all phases of physical design from RTL to the delivery of our final GDSII. Your responsibilities include:

Responsibilities:

Implement physical design at the large SoC chip level from RTL to GDSII, creating a design database ready for manufacturing.
Interact with IP vendors to understand IP integration requirements and integrate all blocks, IPs, and sub-chips at a large SoC level.
Collaborate with the packaging team on Microbump/Probe Bump/Bump/Pad placement.
Build full chip floorplan, including pads/ports/bump placement, block placement and optimization, block pins placement and alignment, power grid, and RDL design, etc.
Develop the chip-level clock network and clock stations in collaboration with clock experts.
Budget timing among blocks and sub-chips at the chip level, generating block/chip-level static timing constraints.
Arrange, analyze, and optimize feedthrough and repeaters among all blocks/sub-chips at the chip level.
Perform block-level place and route, ensuring the design meets timing, area, power constraints, and all sign-off criteria.
Generate and implement ECOs to fix timing, signal integrity, EM/IR violations, PV, and complete formal verification.
Integrate DFT into physical design, ensuring alignment with overall test strategies and manufacturing requirements.
Run Physical Design verification flow at chip/block level, fixing LVS/DRC/ERC/ANT violations.
Collaborate closely with architecture, frontend design, DV, and package teams to ensure cohesive design implementation and successful project tapeouts.

Minimum Qualifications

Education:

BS degree in electrical engineering, computer engineering, or a related field with 7+ years of experience in block or full-chip physical design, or
MS degree in the above fields with 5+ years of related experience.

Technical Expertise:

Deep design experience in large SoC designs, including IP integration, padring design, bump planning, and RDL routing strategy.
Extensive knowledge and practices in Physical Design, including physically aware synthesis, floor-planning, place & route, CTS, and repeater/feedthrough.
Experience in developing and implementing power-grid and clock network at chip level.
Knowledge of basic SoC architecture and HDL languages like Verilog to work with the logic design team for timing fixes.
Experience in physical design verification to debug LVS/DRC/ERC/ANT issues at chip/block level.
Exposure to 2.5D/3D packaging is preferred.
High performance and large chip design experience is preferred.
Exposure to DFT is preferred.
Proficiency in writing Linux shell scripts in Perl, TCL, and Python.
Real chip tapeout experience in 7nm and/or below with a successful signoff track record.
Self-motivated with strong problem-solving and debugging skills.
Ability to work effectively in a dynamic group environment.

Minimum Salary: $165,600.00

Maximum Salary:$238,050.00

The pay range for this position is expected to be between $165,600.00 and $238,050.00/year; however, the base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position also includes medical benefits, 401(k) eligibility, vacation, sick time, and parental leave. Additional details of participation in these benefit plans will be provided if an employee receives an offer of employment.

If hired, employee will be in an “at-will position” and the Company reserves the right to modify base salary (as well as any other payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department/team performance, and market factors.

Juniper’s pay range data is provided in accordance with local state pay transparency regulations. Juniper may post different minimum wage ranges for permanent residency petitions pursuant to US Department of Labor requirements.

Juniper Networks Glassdoor Company Review

4.2

Juniper Networks DE&I Review

No rating

CEO of Juniper Networks

Rami Rahim

Approve of CEO

Average salary estimate

$201825 / YEARLY (est.)

min

max

$165600K

$238050K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

What You Should Know About ASIC Physical Design Engineer Staff, Juniper Networks

Are you a talented ASIC Physical Design Engineer looking for your next adventure? At Juniper in sunny Sunnyvale, California, we’re searching for an experienced Staff Engineer to join our dedicated team. In this role, you’ll be immersed in the fascinating world of SoC physical design, taking ownership from RTL all the way to the final delivery of GDSII. You’ll collaborate with top-notch professionals across various teams, from interacting with IP vendors to optimizing chip layouts. Your expertise will guide you in implementing robust physical designs for large SoC chips, ensuring everything from power grids to clock networks is executed flawlessly. Your day will be filled with hands-on aspects like block-level place and route while tackling static timing constraints to meet our high standards. Additionally, you’ll be integrating important design-for-test (DFT) elements to align with testing strategies and manufacturing requirements—essential for a successful tapeout. If you're passionate about cutting-edge technology and want to make an impact in a supportive environment, then joining Juniper as an ASIC Physical Design Engineer could be your next big career move!

Frequently Asked Questions (FAQs) for ASIC Physical Design Engineer Staff Role at Juniper Networks

What are the responsibilities of an ASIC Physical Design Engineer at Juniper?

As an ASIC Physical Design Engineer at Juniper, your responsibilities will encompass the entire physical design process from RTL to GDSII. You'll implement designs for large SoC chips, ensuring seamless integration of IPs and sub-chips, optimizing layouts, and collaborating with various teams. Your role also includes developing clock networks and power grids, running physical verification flows, and integrating DFT strategies, all while adhering to stringent timing and area constraints.