Responsible for microarchitecture development and specification - from early high-level
architectural exploration through micro architectural research and arriving at a detailed specification. Develop, assess, and refine RTL design to target power, performance, area, and timing goals. Perform validation to support test bench development and simulation for functional and performance verification. Performance exploration and correlation to explore high performance strategies and validate that the RTL design meets targeted performance. Work on design delivery, including working with multi-functional engineering team to implement and validate physical design on the aspects of timing, area, reliability, testability and power.
Worksite: 3315 Scott Blvd., Fl. 4, Santa Clara, CA 95054
Applicant Instructions:Include job code 89543 in reply. EOE.
Subscribe to Rise newsletter