Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy, and consent to receive emails from Rise
Jobs / Job page
ASIC Engineer, Senior Staff, Physical Design Verification image - Rise Careers
Job details

ASIC Engineer, Senior Staff, Physical Design Verification

Job Description for an ASIC Physical Verification Engineer

  • Develop and support block and full chip automated physical verification flows and scripts
  • Build Fullchip netlist & oasis database, execute metal and base-layer fill and integrate
  • Perform block and full-chip physical verification, debug the issues and work with the physical design team to close design issues.
  • Work with the PD team to clean up all DRC/LVS/ESD/ERC/ANT/DFM/latchup violations, Rule deck issues and sign off PV for tapeouts  
  • Work closely with semiconductor foundries and partners on installation, and maintenance of process design kits (PDKs) for ASIC physical design teams
  • Understand and/or assist the PD team on pad ring, bump, RDL design, and working with the package and floorplan teams. 

Minimum Qualifications

  • Education:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 7+ years of experience in block or full-chip physical verification, or
  • Master's degree in the above fields with 5+ years of related experience.
  • Technical Expertise:
  • In-depth understanding of physical verification flow and experience in analyzing and debugging DRC, ERC, LVS, DFM, antenna, ESD, latch-up, and rule deck issues.
  • Proficiency with industry-standard physical verification EDA tools (e.g., Mentor Calibre, Synopsys ICV).
  • Experience with PnR tools like ICC/Innovus for physical convergence.
  • Preferable experience in Innovus/Fusion Compiler level DRC fixing.
  • Proficiency in writing Linux shell scripts in Perl, TCL, and Python.
  • Strong debugging skills.
  • Real chip tapeout experience in 7nm and/or below with a successful signoff track record.
  • Additional Skills:
  • Experience in ASIC physical design and custom circuit design.
  • Knowledge/Experience of ASIC timing signoff and EM/IR drop.
  • Experience in IO, bump planning, and RDL routing strategy.
  • Personal Attributes:
  • Self-driven with a can-do attitude.
  • Ability to work effectively in a dynamic group environment.

Minimum Salary: $194,400.00

Maximum Salary:$279,450.00

The pay range for this position is expected to be between $194,400.00 and $279,450.00/year; however, the base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position also includes medical benefits, 401(k) eligibility, vacation, sick time, and parental leave. Additional details of participation in these benefit plans will be provided if an employee receives an offer of employment.

If hired, employee will be in an “at-will position” and the Company reserves the right to modify base salary (as well as any other payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department/team performance, and market factors.

Juniper’s pay range data is provided in accordance with local state pay transparency regulations. Juniper may post different minimum wage ranges for permanent residency petitions pursuant to US Department of Labor requirements.

Juniper Networks Glassdoor Company Review
4.2 Glassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star icon Glassdoor star icon
Juniper Networks DE&I Review
No rating Glassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star iconGlassdoor star icon
CEO of Juniper Networks
Juniper Networks CEO photo
Rami Rahim
Approve of CEO

Average salary estimate

$236925 / YEARLY (est.)
min
max
$194400K
$279450K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

Similar Jobs
Photo of the Rise User
GameStop Hybrid 625 Westport Pkwy Grapevine, TX 76051
Posted 11 days ago

Drive the future of gaming technology as GCP Lead Engineer at GameStop, focusing on innovative cloud data solutions and infrastructure.

Photo of the Rise User

Support and lead the technical post-sales integration and deployment efforts for Abridge's AI-driven healthcare platform within federal accounts.

Hadrian is seeking a GSE Engineer to design and implement precision tooling systems supporting advanced aerospace manufacturing in their innovative Special Projects Division.

Photo of the Rise User
Posted 1 hour ago

Contribute to cutting-edge autonomous defense technologies as a Senior Software Systems Engineer at Shield AI in the Washington DC Metro Area.

Photo of the Rise User

Lead Articulate's Site Reliability Engineering team to drive platform reliability, scalability, and automation in a remote, dynamic environment.

An experienced MLOps Engineer is needed at General Dynamics Mission Systems to deploy, automate, and monitor machine learning solutions in production.

Photo of the Rise User
Anduril Industries Hybrid Costa Mesa, California, United States
Posted 13 days ago

A FPGA Engineer role at Anduril Industries in Costa Mesa, CA, designing and verifying cutting-edge FPGA systems for advanced electronic warfare applications.

Photo of the Rise User
ShyftLabs Hybrid Atlanta, Georgia
Posted 5 days ago

Experienced Full Stack Engineer needed at ShyftLabs to develop AI-powered, scalable web platforms in a fast-growing, innovation-driven environment.

Photo of the Rise User
Customer-Centric
Mission Driven
Inclusive & Diverse
Rise from Within
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Medical Insurance
Paid Time-Off
Maternity Leave
Mental Health Resources
Equity
Child Care stipend
Paternity Leave
WFH Reimbursements
Flex-Friendly
Dental Insurance
Vision Insurance
Life insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
401K Matching
Military leave

NVIDIA is looking for a Senior Technical Marketing Engineer to drive adoption of CUDA-Q in academia by engineering educational platforms and integrating GPUs and QPUs into curriculum.

Photo of the Rise User

An experienced Transmission Line Engineer position with Sargent & Lundy focusing on design, cost analysis, and project management of high voltage transmission lines.

Photo of the Rise User
Anduril Industries Hybrid Costa Mesa, California, United States
Posted 13 days ago

Lead the EWIS harness design team at Anduril Industries, driving innovative wire harness solutions for cutting-edge defense technologies.

Photo of the Rise User
Posted 11 days ago

Contribute as a Systems Engineer at HUD, building scalable infrastructure to evaluate AI agents impacting the future of AI reliability.

Posted 5 days ago

MCE is looking for a motivated Mechanical Staff Designer with 2+ years of building systems design experience to join their innovative engineering team in Minneapolis.

Power Connections. Empower Change. When it comes to innovation, commitment and creativity, our team of Junivators lead by example. Every day, they bring our mission to life by embracing our core values: Be Bold We pursue simplicity. We challe...

19 jobs
MATCH
Calculating your matching score...
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, on-site
DATE POSTED
April 18, 2025

Subscribe to Rise newsletter

Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!
LATEST ACTIVITY