Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy
Jobs / Job page
IP Design Engineer/Lead image - Rise Careers
Job details

IP Design Engineer/Lead - job 1 of 2

Job Details:

Job Description: 

Job Description:
Creates quality Pre-Silicon Validation collaterals using UVM System Verilog/SystemC and integrates it with the emulation/FPGA model. Tests and debugs the emulation/FPGA model and collaterals for validation readiness. Defines and develops new capabilities and HW/SW tools to enable acceleration of RTL and improve emulation/FPGA model usability for pre-silicon and post-silicon functional and performance validation as well as SW development/validation. Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. Interfaces with and provides guidance to Pre-Silicon Validation teams for optimizing pre-silicon validation environments, test suites and methodologies for emulation efficiency. Develops and applies automation aids, flows and scripts in support of emulation ease of use and improvement of equipment utilization.

Job Experience:
Technical experience in verification of RTL-based digital systems with very good understating of various system level flows
Experience leading development of verification architecture based on evolving requirement from IP/SOC customers
Experience with RTL design, Verilog and simulation, debug tools such as Verdi, System Verilog/SystemC based verification techniques.
Experience in debugging and isolation techniques including writing checkers, monitors, assertions and necessary DPI interfaces for co-emulation environments
Experience in SW Programming/scripting and debug such as C, C++, Perl, Python
Work experience creating a self-checking emulation/simulation test bench
Highly proficient in UVM techniques for verification
Hands-on experience of emulation and simulation BFM based verification
Good understanding of architectural design documents(micro-architecture documents, integration documents)
Preferably good understanding of emulation/simulation platform with major vendors (Synopsys, cadence )
Protocol knowledge : PCIE, CXL, UCIe, CHI, DDR
Good understanding of CPU architecture (Intel/AMD/Arm/GPU)
Highly proficient with coherent, non-coherent and concurrent traffic validation
Experience with emulation based systems such as Synopsys ZeBu, Cadence Palladium or Mentor Graphic Veloce
Experience in building emulation based models for large scale designs is a plus

Job Responsibilities:

Work closely with peers in architecture, design and verification teams
Should be able to review the IP teams requirements, come up with verification plan, test plan, micro-arch, identify scenarios and design intent and develop verification strategies which can ensure defect free IP's
Maintain generic emulation-based verification environment and regression setups for various IP's
Leads activities driving the development of various stimulus to support the emulation based verification of various IP's
Develop and maintain UVM environments for IP interfaces
Work in cross-functional teams to deliver bug free features in a timely manner

Qualifications:

Qualifications

Qualifications
This position requires meeting the below minimum qualifications to be initially considered. Preferred qualifications are in addition to the minimum requirements and are considered a major plus.

Minimum Qualifications:
Must have a Bachelor's degree with 10+ year experience or Master's degree in Electronics and Computer Engineering with relevant experience of at least 7+ years

          

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Business group:

The Data Center & Artificial Intelligence Group (DCAI) is at the heart of Intel’s transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Average salary estimate

$100000 / YEARLY (est.)
min
max
$80000K
$120000K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

What You Should Know About IP Design Engineer/Lead, Intel

Are you ready to take on a fantastic opportunity as an IP Design Engineer/Lead at Intel in Bangalore, India? This role is all about blending your expertise in creating quality pre-silicon validation collaterals using UVM System Verilog/SystemC and ensuring they're perfectly integrated with emulation and FPGA models. You’ll dive into the world of testing and debugging, preparing models and collaterals for validation readiness. Your innovative mindset will be key as you develop new capabilities and tools that enhance RTL acceleration, improving usability for pre-silicon and post-silicon validation. In this vibrant role, you’ll collaborate closely with pre-silicon validation teams to refine environments, test suites, and methodologies. Using your strong background in RTL-based digital systems and UVM techniques, you’ll apply your skills in scripting and programming to optimize the emulation experience. We’re looking for someone who can build a self-checking emulation setup, work cross-functionally with design and verification teams, and lead the charge in developing robust verification strategies. If you're excited about using your technical prowess to deliver bug-free features and thrive in a dynamic environment, we can’t wait to have you on board at Intel!

Frequently Asked Questions (FAQs) for IP Design Engineer/Lead Role at Intel
What are the responsibilities of an IP Design Engineer/Lead at Intel?

As an IP Design Engineer/Lead at Intel, you will be responsible for creating pre-silicon validation collaterals using UVM System Verilog/SystemC and integrating them with emulation/FPGA models. You'll conduct testing and debugging, define new HW/SW tools for RTL acceleration, and ensure the usability of both pre-silicon and post-silicon validations. Additionally, you'll work with pre-silicon validation teams to optimize test suites and develop automation aids to enhance emulation efficiency.

Join Rise to see the full answer
What qualifications are necessary for the IP Design Engineer/Lead position at Intel?

To qualify for the IP Design Engineer/Lead role at Intel, candidates must hold a Bachelor's degree with 10+ years of relevant experience or a Master's degree in Electronics and Computer Engineering with at least 7+ years of experience. This experience should include verification of RTL-based digital systems and leading the development of verification architectures. Proficiency in UVM, emulation systems, and protocol knowledge is also essential.

Join Rise to see the full answer
What skills are crucial for an IP Design Engineer/Lead at Intel?

Key skills for an IP Design Engineer/Lead at Intel include a strong understanding of RTL design, proficiency in Verilog, and experience with verification techniques such as System Verilog/SystemC. Familiarity with emulation platforms like Synopsys ZeBu, Cadence Palladium, or Mentor Graphic Veloce is vital. Additionally, skills in programming languages (C, C++, Perl, Python) and using debug tools like Verdi are important for success in this role.

Join Rise to see the full answer
What kind of projects can an IP Design Engineer/Lead expect to work on at Intel?

An IP Design Engineer/Lead at Intel can expect to work on a variety of exciting projects that revolve around the development and validation of innovative IP designs for data center and artificial intelligence applications. This includes collaborating on cutting-edge designs, implementing new functionality, and ensuring high-performance solutions are delivered seamlessly across multiple platforms.

Join Rise to see the full answer
What is the work environment like for an IP Design Engineer/Lead at Intel?

Intel offers a dynamic and collaborative work environment for IP Design Engineers/Leads. Employees enjoy a hybrid work model, allowing them to balance on-site and remote work. The culture emphasizes innovation, teamwork, and professional growth, providing ample opportunities to engage in complex projects that drive technological advancements in data centers and AI.

Join Rise to see the full answer
Common Interview Questions for IP Design Engineer/Lead
Can you describe your experience with RTL verification and the tools you've used?

To effectively answer this question, focus on specific projects where you've led RTL verification efforts, naming the tools and methodologies you employed such as Verilog, System Verilog, and UVM techniques. Illustrate your proficiency in debugging and test bench development, and how you've utilized tools like Verdi to ensure comprehensive validation.

Join Rise to see the full answer
How do you approach developing a verification plan for a new IP design?

When answering this, discuss your process for analyzing IP design requirements and collaborating with stakeholders to outline a thorough verification strategy. Highlight your ability to identify potential challenges early and design test suites that will maximize defect detection, ensuring the IP behaves as intended.

Join Rise to see the full answer
What automation aids have you developed or utilized in past projects?

Here, you should detail specific automation tools or scripts you've created or implemented that improve efficiency in validation processes. Discuss the impact of these tools on the overall verification workflow and how they contributed to timely project deliveries.

Join Rise to see the full answer
How do you ensure that your emulation environments are maintained for multiple IPs?

To answer this, elaborate on your practices for setting up and maintaining generic emulation environments. Discuss your experience with regression setups and how you manage time and resources effectively to ensure all IPs are tested with a valid environment.

Join Rise to see the full answer
What experience do you have with debugging techniques in a co-emulation environment?

Provide examples of specific debugging techniques you've applied in past roles, such as writing checkers, monitors, or using assertions to isolate issues within a co-emulation setup. Highlight any challenges you faced and how your approach led to successful resolutions.

Join Rise to see the full answer
Describe a time when you led a cross-functional team to complete a project. What challenges did you face?

In your response, focus on a specific project and outline your leadership role in coordinating between design, architecture, and verification teams. Discuss the challenges encountered and how collaboration and effective communication helped overcome these obstacles to achieve project goals.

Join Rise to see the full answer
What is your approach to staying updated with the latest industry trends and technologies?

Detail your commitment to continuous learning by mentioning resources you follow, such as industry publications, online courses, and professional organizations. Explain how staying informed has directly influenced your work, potentially leading to innovative solutions.

Join Rise to see the full answer
How would you approach a scenario where your verification plan is not yielding the expected results?

Discuss how you would conduct a systematic review of the verification plan to identify potential gaps or oversights. Explain the importance of collaboration with team members to brainstorm alternative strategies and modifications that could lead to successful validation.

Join Rise to see the full answer
What role do communication and teamwork play in your work as an IP Design Engineer?

Emphasize the crucial role that effective communication and teamwork have in your ability to deliver quality results. Share examples of how collaborating with peers and directly communicating design intents has improved project outcomes and fostered a positive working environment.

Join Rise to see the full answer
Can you provide an example of a successful IP design project you've worked on?

Respond with a detailed example of an IP design project, focusing on your specific role, the technologies employed, and the successful outcomes achieved. Use metrics or results to illustrate the project’s impact on the overall company or client goals.

Join Rise to see the full answer
Similar Jobs
Photo of the Rise User
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
Photo of the Rise User
Posted 14 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
Photo of the Rise User
Posted 5 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Join Intel's Client Computing Group as a Connectivity Automation Development Engineer to advance wireless connectivity automation testing.

Photo of the Rise User
Posted 8 days ago

Boeing is looking for an Associate Airplane Management Team Specialist to handle regulatory tasks related to airplane certification.

Photo of the Rise User
Posted 13 days ago
Augment Code Hybrid Palo Alto, California, United States
Posted 12 days ago
Photo of the Rise User

Join Visa as a Staff Machine Learning Engineer focused on enhancing their Machine Learning Platform.

Photo of the Rise User
Continental Remote Davalgonių g., Kauno r. sav., Lithuania
Posted yesterday

Join Continental as a Process Engineer and contribute to innovative solutions in the automotive manufacturing sector.

Surgical Instrument Service Company Hybrid Glendale Heights, Illinois, United States
Posted 12 days ago
Photo of the Rise User
Bosch Group Hybrid OfficeHaus Building, 32 Tan Thang street, Son Ky ward, Tan Phu district, Ho Chi Minh, Vietnam
Posted 15 hours ago

Discover a unique opportunity to intern with Bosch Group, supporting automotive embedded software engineering tasks.

MATCH
VIEW MATCH
BADGES
Badge ChangemakerBadge Diversity ChampionBadge Flexible CultureBadge Global CitizenBadge Work&Life Balance
CULTURE VALUES
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
BENEFITS & PERKS
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, hybrid
DATE POSTED
April 11, 2025

Subscribe to Rise newsletter

Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!
LATEST ACTIVITY
Photo of the Rise User
Someone from OH, Georgetown just viewed Ohio Medicaid Inbound Contacts Rep at Humana
Photo of the Rise User
Someone from OH, Canton just viewed SEASONER at Shearer's Foods
Photo of the Rise User
Someone from OH, Perrysburg just viewed Casting: Hip Hop Music Video at Backstage
Photo of the Rise User
6 people applied to Robotic engineer at New Balance
Photo of the Rise User
Someone from OH, Dayton just viewed Senior Financial Analyst, Connected Stores at Instacart
Photo of the Rise User
6 people applied to Engineering intern at Commvault
Photo of the Rise User
Someone from OH, Cincinnati just viewed Head of Marketing at Verified
M
Someone from OH, Cincinnati just viewed VP of Marketing at Max Retail
Photo of the Rise User
Someone from OH, Mount Gilead just viewed Minor Team Member (14-15) at Chick-fil-A
Photo of the Rise User
Someone from OH, Mason just viewed VP, Human Resources - Global Sales   at ServiceNow
Photo of the Rise User
Someone from OH, Ironton just viewed SVP - Enterprise Product Manager- C14 (Hybrid) at Citi
Photo of the Rise User
12 people applied to Junior iOS Developer at Sportradar
Photo of the Rise User
Someone from OH, Zanesville just viewed Recruiting Coordinator at Kiddom
Photo of the Rise User
Someone from OH, Zanesville just viewed Regional Account Manager at Red Bull
S
Someone from OH, Zanesville just viewed Marketing Assistant - Shooters & Agave at Sazerac Company
Photo of the Rise User
Someone from OH, Zanesville just viewed Regional School Success Associate at Edpuzzle
M
Someone from OH, Tallmadge just viewed General Merchandise IC at Meijer
B
Someone from OH, Cleveland just viewed Resource & Scheduling Specialist at Brightspeed
Q
Someone from OH, Parma just viewed Advanced Microsoft Office Trainer at QS4QS
Photo of the Rise User
Someone from OH, Pickerington just viewed Sr. Client Project Manager at Forge Biologics
Photo of the Rise User
Someone from OH, Columbus just viewed Warehouse People Ops Coordinator at Babylist