Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy
Jobs / Job page
Analog DV Engineer image - Rise Careers
Job details

Analog DV Engineer

Job Details:

Job Description: 

  • Drives and develops testability and manufacturability of analog and/or RF integrated circuits from the component feasibility stage through production ramp.

  • Contributes to design, development, and validation of testability circuits through evaluation, development, and debug of complex test methods.

  • Develops and debugs complex software programs to convert design validation flows and drive complex test equipment, including the development of digital signal processing, BERTS/Scopes, and automatic test equipment (ATE) for testing analog performance.

  • Collaborates with designers to drive design for test (DFT) features enabling efficient production testing of new products and requirements for design validation (DV) to ensure performance to internal and industry specifications.

  • Works with the design and/or product development team to perform ATE to DV correlation, debug functionality and performance issues, perform circuit characterization, and design spec validation. Evaluates new analog IP designs on ATE and works with the design, DFx, and product development teams to debug functionality and performance issues to root cause.

  • Performs ATE and bench device characterization, utilizes that data to define datasheet specifications, and performs margin2spec analysis to project yield and PHI concerns.

  • Releases efficient production test solutions that ensure product quality and performance.

  • Engages with manufacturing to monitor and optimize production yield and resolves any post release concerns.

  • Tests and characterizes for power and thermals, including thermal profiling and recipe tuning for production thermal control.

  • Provides tailored trimming and calibration for power delivery and/or thermal sensing circuits to each individual die and provides building blocks for power and performance binning and improvement. Reviews test plans with design, conversion of pre silicon content to patterns, and additional content development as needed, reviews HVM data with design to identify and root cause the issues.

Qualifications:

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

  • Bachelor of Science Degree in Electrical Engineering or related field with 4+ years of relevant experience OR

  • Master's of Science Degree in Electrical Engineering or related field with 3+ years of relevant experience

Relevant Experience in:

  • Microprocessor test (ATE and/or system test and/or pre-silicon verification) experience

  • Analog/logic/array/functional validation in post-Si/MFG (and/or pre-Si)

  • DFT/DFD, hardware testing methods and tools

  • Hardware language (Verilog/SV) and scripting language (Perl/Python)


Preferred Qualifications:

  • 4+ years of experience/knowledge in: Circuit design/Si process/test domains Memory BIST (MBIST), SSA memory architecture, LSA memory architecture, Array Redundancy, and Cache Repair Scan architecture, Stuck-At scan, At-Speed scan Background in ATE, automated test equipment

  • Background in test program and content development tools/methods/flows

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, California, Folsom

Additional Locations:

Business group:

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.  Find more information about all of our Amazing Benefits here:

https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003

Annual Salary Range for jobs which could be performed in the US:

$139,710.00-$197,230.00

Salary range dependent on a number of factors including location and experience.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Average salary estimate

$168470 / YEARLY (est.)
min
max
$139710K
$197230K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

What You Should Know About Analog DV Engineer, Intel

As an Analog DV Engineer at Intel in the vibrant city of Folsom, California, you’ll drive and develop the testability and manufacturability of cutting-edge analog and RF integrated circuits. This role presents an exciting opportunity to contribute from the component feasibility stage through to production ramp-up. You’ll collaborate with design teams to enhance the design-for-test features, ensuring our products meet internal and industry standards flawlessly. Your expertise in developing and debugging complex software for test programs will lead to innovative solutions in validating designs and testing analog performance. Engaging closely with manufacturing teams will be crucial as you monitor and optimize production yield, resolving any concerns post-launch. You'll also benefit from our supportive culture that encourages professional growth and creativity. With a focus on enhancing power delivery circuits and thermal performance, your work will be integral to building exceptional computing experiences. If you have a passion for pushing the boundaries of technology and a solid background in electrical engineering, this role is designed for you. Join us and be part of a team that enriches lives through technology!

Frequently Asked Questions (FAQs) for Analog DV Engineer Role at Intel
What are the key responsibilities of the Analog DV Engineer at Intel?

The Analog DV Engineer at Intel is responsible for driving testability and manufacturability of analog and RF integrated circuits. This includes collaborating with design teams to establish design for test (DFT) features, developing complex software programs for test methods, and performing ATE to DV correlation to debug performance issues.

Join Rise to see the full answer
What qualifications are necessary for the Analog DV Engineer position at Intel?

To be considered for the Analog DV Engineer position at Intel, candidates should have a Bachelor’s or Master’s degree in Electrical Engineering or a related field. Relevant experience includes microprocessor test, analog validation, DFT, and proficiency in scripting languages like Perl or Python. Preferred qualifications include knowledge of circuit design and automated test equipment.

Join Rise to see the full answer
How does the Analog DV Engineer contribute to product quality at Intel?

The Analog DV Engineer plays a vital role in ensuring product quality at Intel by developing efficient production test solutions, performing ATE and bench device characterization, and utilizing data to define datasheet specifications. This role involves close collaboration with manufacturing teams to enhance production yield and resolve any post-release issues.

Join Rise to see the full answer
What programming skills are expected for the Analog DV Engineer role at Intel?

Candidates for the Analog DV Engineer role at Intel should have proficiency in hardware languages such as Verilog or SystemVerilog and scripting languages like Perl or Python. These skills are essential for developing and debugging complex software programs that drive test equipment and validate designs.

Join Rise to see the full answer
What type of work model is available for the Analog DV Engineer at Intel?

The Analog DV Engineer position at Intel offers a hybrid work model, allowing employees to split their time between working on-site in Folsom and off-site. This flexible arrangement is designed to enhance work-life balance while supporting collaboration within teams.

Join Rise to see the full answer
Common Interview Questions for Analog DV Engineer
Can you explain your experience with developing testability circuits as an Analog DV Engineer?

In preparing your answer, detail specific projects where you developed and validated testability circuits. Highlight the methods you used, the challenges faced, and how your contributions ensured product performance met specifications.

Join Rise to see the full answer
How do you approach debugging complex test methods?

Showcase your systematic approach to debugging by discussing tools and techniques you utilize, such as log analysis or simulation tools, alongside real-world examples of challenges you've resolved successfully.

Join Rise to see the full answer
What strategies do you employ for ATE to DV correlation?

Explain your understanding of correlation techniques, emphasizing the importance of analyzing data from both ATE and DV tests to identify discrepancies and ensure functional accuracy of the designs.

Join Rise to see the full answer
Describe a situation where you improved production yield.

Provide a specific example where your actions led to increased production yield. Discuss the methods you implemented, any innovative solutions you proposed, and the measurable impact of your contribution.

Join Rise to see the full answer
What tools or platforms do you prefer for hardware testing?

Discuss the tools you're experienced with, such as specific ATE platforms or programming languages, and explain why you prefer them based on your past performance and the ease they provide in testing workflows.

Join Rise to see the full answer
How do you ensure compliance with industry specifications during your testing process?

Emphasize your knowledge of industry standards and how you incorporate them into test plans. Discuss any specific certifications or protocols you follow to maintain compliance.

Join Rise to see the full answer
What is your experience with power and thermal characterization?

Detail your experience with thermal profiling and recipe tuning, providing examples of projects where you successfully managed power delivery and thermal performance.

Join Rise to see the full answer
Can you explain your familiarity with Memory BIST and SSA memory architecture?

Demonstrate your knowledge by clarifying the concepts of Memory Built-In Self-Test and Static-Sense Amplifier architectures, highlighting any hands-on experience you’ve had with these technologies in your previous roles.

Join Rise to see the full answer
How do you handle working collaboratively with design teams?

Share your approach to communication and collaboration, highlighting your ability to work alongside designers to facilitate DFT features, respond to feedback, and develop cohesive strategies for testing.

Join Rise to see the full answer
What do you think is the most challenging aspect of being an Analog DV Engineer?

Provide a thoughtful response where you acknowledge challenges like rapidly evolving technology or balancing multiple projects. Discuss how you stay adaptable and proactive in overcoming such challenges.

Join Rise to see the full answer
Similar Jobs
Photo of the Rise User
Posted 12 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Intel is looking for an experienced Security Research & Engineering Lead passionate about safeguarding product architecture for secure organizations.

Photo of the Rise User
Posted 12 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Join Intel's team as a CPU Power Performance Engineer Intern, focusing on cutting-edge CPU technologies and performance optimization.

Join Rowan Digital Infrastructure as a Construction Project Manager to lead large-scale data center builds with a focus on efficiency and sustainability.

Photo of the Rise User
American Express Remote Phoenix, Arizona, United States
Posted 4 days ago
Inclusive & Diverse
Empathetic
Collaboration over Competition
Growth & Learning
Transparent & Candid
Medical Insurance
Dental Insurance
Mental Health Resources
Life insurance
Disability Insurance
Child Care stipend
Employee Resource Groups
Learning & Development

Join American Express as an Engineer to play a key role in creating transformative digital solutions for our customers.

Photo of the Rise User
Posted 7 days ago

Join Hermeus as a Principal Fluids Engineer and contribute to the future of hypersonic aircraft development.

Rawafid Remote No location specified
Posted 6 days ago

Take a key role in shaping the future of construction projects as a BIM Manager at Rawafid, overseeing Building Information Modeling processes and driving innovation.

Photo of the Rise User
TAL Hybrid 363 George Street, Sydney, Australia
Posted 22 hours ago

TAL is searching for a Lead Engineer to spearhead their Cloud and API Platform, enhancing service delivery for millions of Australians.

Photo of the Rise User

Be a part of Visa’s mission to innovate payments through cutting-edge cloud infrastructure solutions.

Photo of the Rise User
Posted 3 days ago
Inclusive & Diverse
Empathetic
Collaboration over Competition
Growth & Learning
Transparent & Candid
Medical Insurance
Dental Insurance
Mental Health Resources
Life insurance
Disability Insurance
Child Care stipend
Employee Resource Groups
Learning & Development

Join American Express as a Director of Database Engineering to lead impactful initiatives in database modernization and cloud strategies.

Photo of the Rise User
Mission Driven
Social Impact Driven
Passion for Exploration
Reward & Recognition

Join SpaceX as a Test Operations Technician, where you'll play a pivotal role in rocket development and testing.

MATCH
VIEW MATCH
BADGES
Badge ChangemakerBadge Diversity ChampionBadge Flexible CultureBadge Global CitizenBadge Work&Life Balance
CULTURE VALUES
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
BENEFITS & PERKS
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, hybrid
DATE POSTED
April 19, 2025

Subscribe to Rise newsletter

Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!
LATEST ACTIVITY
Photo of the Rise User
Someone from OH, Mason just viewed Programmer Analyst at VEGA Americas
Photo of the Rise User
Someone from OH, Cincinnati just viewed Quality Assurance Specialist at Tala
Photo of the Rise User
Someone from OH, Canton just viewed Cart pusher Courtesy Clerk at Meijer
Photo of the Rise User
45 people applied to REMOTE Sr Piping Designer at Kelly
Photo of the Rise User
Someone from OH, Columbus just viewed Warehouse Associate- Columbus, OH at MAERSK
Photo of the Rise User
11 people applied to Pega Engineer at Proxymity
Photo of the Rise User
Someone from OH, Cincinnati just viewed Consumer Insights Research Executive (Mid-level) at NielsenIQ
Photo of the Rise User
Someone from OH, North Royalton just viewed Staff Forward Deployed Engineer at Ridgeline
Photo of the Rise User
Someone from OH, North Royalton just viewed Software Engineer (L2) at Twilio
Photo of the Rise User
Someone from OH, Columbus just viewed Field Service Associate- Greeting Card Sales at Harper Group
Photo of the Rise User
Someone from OH, Hamilton just viewed Material Handler - 2nd shift at Cardinal Health
Photo of the Rise User
Someone from OH, Alliance just viewed Director - Music Publishing Licensing at SoundCloud
Photo of the Rise User
Someone from OH, Cincinnati just viewed M365 Technical Advisor at Upwork
Photo of the Rise User
Someone from OH, Cincinnati just viewed Sr. Client Care Support at Visa
Photo of the Rise User
Someone from OH, Cincinnati just viewed Level 1 Support Technician at Pico
Photo of the Rise User
Someone from OH, Steubenville just viewed Digital Marketing Content Intern at Sanction Scanner
Photo of the Rise User
Someone from OH, Cleveland just viewed Data Labeling Associate - 6 Month Contract at Citylitics
Photo of the Rise User
Someone from OH, Dublin just viewed Trainee Database Engineer - IN ( Oracle ) at Rackspace
Photo of the Rise User
12 people applied to GIS Summer Intern at AECOM
C
Someone from OH, Lorain just viewed RN Ambulatory - Dermatology at CCF
Photo of the Rise User
Someone from OH, New Albany just viewed Jr Data Scientist (Hybrid) at NielsenIQ
Photo of the Rise User
Someone from OH, Lewis Center just viewed Banking Sector | PL/SQL Developer (Hybrid) at Devoteam
Photo of the Rise User
Someone from OH, Loveland just viewed Director, Change Management at Visa
Photo of the Rise User
17 people applied to UI Developer Intern at RainFocus
Photo of the Rise User
9 people applied to Agile Scrum Master at DNAnexus