Let’s get started
By clicking ‘Next’, I agree to the Terms of Service
and Privacy Policy
Jobs / Job page
Post Silicon System validation engineer image - Rise Careers
Job details

Post Silicon System validation engineer

Job Details:

Job Description: 

  • Defines, develops, and performs functional validation for integrated SoCs, focusing on validation of IP integration, interaction between IPs, and systemlevel features.
  • Applies various hardware and software level tools and techniques to ensure validation coverage and that performance, power, and area goals are met.
  • Reviews proposed design changes to assess impact on validation plans, tasks, and timelines.
  • Develops SoC validation methodologies, validation test plans, executes validation plans, and collaborates with other engineers for design optimization, troubleshooting, and failure analysis.
  • Performs silicon debug to identify root causes and resolves all functional and triage failures for SoC issues.
  • Tests interactions between various SoC features using validation infrastructure. Develops postsilicon validation infrastructure (e.g., performance monitors, behavioral checkers, state space coverage) and test environment used in validation testing.
  • Publishes SoC validation reports summarizing all validation activities performed, reviews results, and communicates to relevant teams.
  • Works with architecture, design, verification, board, platform, and manufacturing teams to maintain and improve debug, validation test strategy, methodologies, and processes for SoC interfaces and to meet desired product specifications.
  • Develops content to create or increase specific IP interactions using a variety of tools and techniques (including patching techniques using microcode, firmware, or custom OS builds).
  • Engages in all phases of the product life cycle and develops and validates content, infrastructure, and bug hunts in multiple environments (e.g., simulation, emulation, FPGAs) to ensure silicon readiness.

Qualifications:

  • Bachelor's/Master's in Electrical/Electronic Engineering or Computer Engineering or Computer Science with minimum 4 years to 7 years for System Validation of related work experience.
  • Must have microarchitecture experience in CPU/SoC/Chipset
  • Knowledge of IA/ARM core and system level Power Management architecture and flows, who familiar in Pcode and PMC features, Chip level power management transition states etc. Understanding of System Reset flows and Thermal related Validation expertise is a plus.
  • Solid understanding of the Validation and Debug flows of a complex CPU Silicon:
  • Knowledge on Validation/ Debug Flows and overall SOC Architecture.
  • Pre-silicon Design / Validation knowledge is a value add.
  • Good working knowledge in C++/Python SW programming for content development and scripting.
  • Knowledge of Verilog/VHDL and EDA design tools and pre si validation methodology is a plus.
  • Excellent written and oral communications and experience working in a cross functional team environment are essential
  • Good Team player
  • Strong problem solving, analytical and debug skills.

Must have Skills: Post silicon validation, python, oscilloscopes, logical analyzers, and debug experience.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Business group:

The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

Average salary estimate

$100000 / YEARLY (est.)
min
max
$80000K
$120000K

If an employer mentions a salary or salary range on their job, we display it as an "Employer Estimate". If a job has no salary data, Rise displays an estimate if available.

What You Should Know About Post Silicon System validation engineer, Intel

At Intel, we're searching for a passionate Post Silicon System Validation Engineer to join our dynamic team in Bangalore, India. In this role, you'll be at the forefront of ensuring the quality and performance of our integrated SoCs. Your day-to-day will involve defining, developing, and executing comprehensive validation plans that focus on IP integration, system-level features, and hardware/software interaction. Collaborating with cross-functional teams, you’ll assess design changes and conduct thorough silicon debugging to identify root causes while resolving functional issues. If you have a knack for creating validation methodologies and thrive in a fast-paced environment, this role will allow you to apply your expertise in CPU/SoC architectures and power management while working with cutting-edge technology. You'll also be developing validation test infrastructure, sharing insights through validation reports, and engaging in every phase of the product life cycle. We’re looking for someone with a solid background in Electrical or Computer Engineering, proficient in C++/Python, and comfortable working with tools like oscilloscopes and logical analyzers. If you're eager to fuel innovation and enrich lives through your work, then being a Post Silicon System Validation Engineer at Intel could be your next great adventure!

Frequently Asked Questions (FAQs) for Post Silicon System validation engineer Role at Intel
What are the responsibilities of a Post Silicon System Validation Engineer at Intel?

As a Post Silicon System Validation Engineer at Intel, you will essentially define and perform functional validation for integrated SoCs, ensuring all aspects of design and performance meet rigorous standards. Your day will be spent reviewing design changes, developing validation methodologies, executing test plans, and collaborating with a range of engineering teams to troubleshoot issues and optimize designs.

Join Rise to see the full answer
What qualifications are required for the Post Silicon System Validation Engineer position at Intel?

To qualify for the Post Silicon System Validation Engineer role at Intel, candidates should have a Bachelor's or Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science, paired with 4 to 7 years of relevant experience in system validation. Familiarity with microarchitecture in CPU/SoC, knowledge of power management flows, and proficiency in programming languages such as C++ or Python are critical.

Join Rise to see the full answer
What programming skills should a Post Silicon System Validation Engineer at Intel possess?

A successful Post Silicon System Validation Engineer at Intel should have strong programming skills in languages like C++ and Python for content development and scripting. Knowledge of Verilog/VHDL and EDA design tools can also be a valuable asset, as these skills enhance your ability to work effectively in validation methodologies and designs.

Join Rise to see the full answer
How important is teamwork for a Post Silicon System Validation Engineer at Intel?

Teamwork is essential for a Post Silicon System Validation Engineer at Intel. You will be working closely with architecture, design, verification, and manufacturing teams to develop strategies and methodologies that ensure product specifications are met. Strong communication skills and the ability to collaborate cross-functionally are vital for success in this position.

Join Rise to see the full answer
What experience is beneficial for a Post Silicon System Validation Engineer role at Intel?

Experience in validating complex CPU Silicon and understanding the validation/debug flows can significantly benefit candidates applying for the Post Silicon System Validation Engineer position at Intel. Familiarity with various testing environments like simulation, emulation, or FPGAs also enriches the applicant profile.

Join Rise to see the full answer
Common Interview Questions for Post Silicon System validation engineer
Can you explain what functional validation means in the context of SoCs?

Functional validation refers to the process of verifying that all functionalities of the System on Chip (SoC) operate according to the design specifications. It's essential to ensure that each integrated component interacts correctly and meets performance targets. A thorough understanding of both hardware and software aspects is crucial in this role.

Join Rise to see the full answer
What tools do you use for silicon debugging?

For silicon debugging, engineers typically use various tools, including oscilloscopes, logical analyzers, and debugging software that helps isolate issues within the silicon. Familiarity with these tools is critical for quickly identifying and resolving functional failures in the SoCs.

Join Rise to see the full answer
Describe your experience with IP integration validation.

IP integration validation involves ensuring that various intellectual properties (IPs) within the SoC collaborate seamlessly. My experience includes developing test environments to simulate interactions, executing validation plans to check data transfer protocols, and troubleshooting any malfunctions that arise during these integrations.

Join Rise to see the full answer
What methodologies do you recommend for SoC validation?

I recommend a blend of static and dynamic validation methodologies. This includes developing specific test cases, leveraging test automation to ensure maximum coverage, and engaging in continuous feedback loops with design teams. Utilizing simulation tools during pre-silicon phases also helps uncover potential design issues early.

Join Rise to see the full answer
How do you handle design changes during validation phases?

When design changes occur, I prioritize reviewing the impact these changes will have on existing validation plans. It’s essential to adapt the validation tasks accordingly and communicate any timeline adjustments to the relevant teams to ensure alignment.

Join Rise to see the full answer
What strategies would you adopt to enhance validation coverage?

To enhance validation coverage, I would focus on developing a comprehensive validation framework that includes corner case testing, performance monitoring, and ensuring all functional paths are executed during testing. Collaborating with cross-functional teams allows us to identify additional test scenarios that improve coverage.

Join Rise to see the full answer
What is your approach to documenting validation results?

Documenting validation results is crucial for transparency and future reference. I utilize structured reports summarizing the validation activities, outlining findings, and offering insights into improvements. This documentation not only aids current projects but becomes a valuable resource for future validations.

Join Rise to see the full answer
What role does power management play in SoC validation?

Power management is a significant aspect of SoC validation. Ensuring that various components of the SoC effectively manage power transitions and consumption is vital for performance and thermal stability. I incorporate power management flows into validation strategies to assess how designs respond under different operating conditions.

Join Rise to see the full answer
Can you share an example of a challenging validation issue you resolved?

One challenging validation issue I resolved involved a discrepancy in power consumption metrics during stress testing. I conducted a root cause analysis that included extensive testing across various conditions, eventually pinpointing specific IP interactions responsible for the anomaly, leading to successful refinements.

Join Rise to see the full answer
How do you stay updated on the latest trends in SoC technology?

I stay updated on the latest trends in SoC technology by actively participating in webinars, attending workshops, and engaging with industry publications. Networking with peers within the field also provides insights into emerging validation methods and new technologies that can enhance our work.

Join Rise to see the full answer
Similar Jobs
Photo of the Rise User
Posted 13 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Join Intel as a Standard Cell Libraries Application Support Manager, leading a team that drives customer satisfaction through innovative technology solutions.

Photo of the Rise User
Intel Remote India, Bangalore
Posted 13 days ago
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave

Join Intel Foundry as a Micro Architect to shape the architecture of innovative silicon technologies in a dynamic hybrid environment.

Photo of the Rise User

Join Integral as a Senior Engineer VI to enhance UAS training systems and collaborate with government stakeholders.

Photo of the Rise User
Customer-Centric
Empathetic
Collaboration over Competition
Feedback Forward
Inclusive & Diverse
Mission Driven
Diversity of Opinions
Rise from Within
Medical Insurance
Paid Time-Off
Dental Insurance
Vision Insurance
Maternity Leave
Mental Health Resources
Equity
401K Matching
Employee Resource Groups
Performance Bonus
Education Stipend
Life insurance

Atlassian is looking for a Principal Machine Learning Engineer to drive AI innovation across their product offerings.

Photo of the Rise User

Join our team as a Senior Cloud Architect specializing in Azure to lead application migration efforts and deliver innovative cloud solutions.

Photo of the Rise User
Posted 4 days ago

Shape the future of aerospace technology as a Sr CNC Setup Operator at Relativity Space in Long Beach, California.

Photo of the Rise User
AECOM Remote Perth, Australia
Posted 2 days ago

Embark on your engineering career with AECOM as a Graduate Civil Engineer in Perth, benefiting from a comprehensive development program.

Photo of the Rise User
Posted 3 days ago

As a Cloud Engineer at MAG, you'll play a crucial role in managing cloud-based systems and driving innovative cloud strategies.

Photo of the Rise User

Join a dynamic trading team as a High-Frequency Trading System Engineer, where you'll design and enhance ultra-low-latency trading infrastructure.

The Novelis Bay Minette team is looking for a dedicated Electrical Engineer to enhance plant operations and safety.

MATCH
Calculating your matching score...
BADGES
Badge ChangemakerBadge Diversity ChampionBadge Flexible CultureBadge Global CitizenBadge Work&Life Balance
CULTURE VALUES
Inclusive & Diverse
Rise from Within
Mission Driven
Diversity of Opinions
Work/Life Harmony
Growth & Learning
Transparent & Candid
Customer-Centric
BENEFITS & PERKS
Snacks
Onsite Gym
Family Coverage (Insurance)
Medical Insurance
Dental Insurance
Vision Insurance
Mental Health Resources
Life insurance
Disability Insurance
Health Savings Account (HSA)
Flexible Spending Account (FSA)
Learning & Development
Paid Time-Off
401K Matching
Maternity Leave
Paternity Leave
FUNDING
DEPARTMENTS
SENIORITY LEVEL REQUIREMENT
TEAM SIZE
EMPLOYMENT TYPE
Full-time, hybrid
DATE POSTED
April 14, 2025

Subscribe to Rise newsletter

Risa star 🔮 Hi, I'm Risa! Your AI
Career Copilot
Want to see a list of jobs tailored to
you, just ask me below!
LATEST ACTIVITY
Photo of the Rise User
Someone from OH, Delaware just viewed Practice Group Manager at LifeStance Health
Photo of the Rise User
Someone from OH, Youngstown just viewed Event Services Human Resources Coordinator at Allied Universal
Photo of the Rise User
Someone from OH, Columbus just viewed IP Network Engineering Intern - Summer 2025 at Bandwidth
Photo of the Rise User
Someone from OH, Cleveland just viewed Director, Education Programs & Partnerships at Encoura
Photo of the Rise User
11 people applied to UI Developer Intern at RainFocus
Photo of the Rise User
Someone from OH, Cleveland just viewed Operations Associate (Part-Time) - Pinecrest at Alo Yoga
Photo of the Rise User
Someone from OH, Dayton just viewed Medical Receptionist at LifeStance Health
Photo of the Rise User
Someone from OH, Coldwater just viewed Engineering Design Checker Jobs at Lockheed Martin
Photo of the Rise User
Someone from OH, Loveland just viewed SEO Admin & Business Support at Outliant
Photo of the Rise User
Someone from OH, Columbus just viewed Casting: Cedar Lake - Pilot Episode at Backstage
Photo of the Rise User
Someone from OH, Mount Orab just viewed Software Development Manager at Assured Guaranty
H
Someone from OH, Mansfield just viewed Medical Appointment Setter (Remote LatAm) at HireHawk
Photo of the Rise User
Someone from OH, Lewis Center just viewed Third Party Risk Analyst at Experian
Photo of the Rise User
Someone from OH, Columbus just viewed Lead Preschool Teacher at Guidepost Montessori
A
Someone from OH, Cincinnati just viewed Global Supply Manager - Taiwan at Also
Photo of the Rise User
Someone from OH, Cincinnati just viewed Global Supply Manager (Raptor Machining) at SpaceX
Photo of the Rise User
Someone from OH, Reynoldsburg just viewed Summer 2025 Financial Services Internship at Nationwide
Photo of the Rise User
Someone from OH, Brunswick just viewed Staff Software Engineer C++ / Computer Vision at ABBYY
Photo of the Rise User
89 people applied to Electrical Apprentice at Aerotek